

Time Domain and Frequency Domain Analysis

Supervisor

Dr. Manoj Kumar Majumder
Associate Professor (ECE)

Presented by

Kamineni Dhana Sri Keerthi
OIP (20260027)



**Dr. Shyama Prasad Mukherjee International
Institute of Information Technology, Naya
Raipur**



SRM
UNIVERSITY AP
Andhra Pradesh

Introduction

What is TSV?

- Through-Silicon Via (TSV) is a vertical electrical interconnect that passes through a silicon substrate to provide communication between stacked dies in 3D Integrated Circuits .




Fig.1 Structure of a signal TSV (Aggressor) and a ground TSV (Victim)

Introduction

Types of Defects During Fabrication of TSV

● Void Defect:




Fig.2.a. Void Defect⁽³⁾

● Delamination Defect:




Fig.2.b. Delamination defect

● Pinhole Defect:




Fig.2.c. PinHole Defect⁽³⁾

● Misalignment:




Fig.2.d. Misalignment Defect

● Electro-Migration:




Fig.2.e. ElectroMigration

Focusing PinHole Defect

- Pinhole defects are one of the most common dielectric liner defects in TSVs.
- They create an unintended leakage path between the TSV and silicon substrate.
- They increase leakage current and leakage power.
- They degrade signal integrity by affecting transmission characteristics.
- They can increase noise, crosstalk, and propagation delay.
- They reduce the overall reliability of 3D ICs.




Fig.3. PinHole Defect

Physical Structure and Equivalent Electrical Structure of TSV

Defect-Free TSV Model




Fig.6.a Defect free TSV Physical Structure




Fig.6.b Defect Free TSV
Equivalent Electrical Model

Physical Structure and Equivalent Electrical Structure of TSV

Pinhole Defected Coupled via (Rsht and Lsht)




Fig.7.a Defected TSV Physical Structure




Fig.7.b Equivalent Electrical Circuit of Defected TSV

Physical Structure and Equivalent Electrical Structure of TSV

Pinhole Defected Coupled Via (Cleak and Gleak)




Fig.8.a TSV Defected Structure with Pinhole Cylindrical view




Fig.8.b Equivalent Electrical Circuit of Defected TSV

Equations

Defect-Free TSV Model

$$R_{TSV} = \sqrt{R_{dc}^2 + R_{ac}^2} [ohms] \quad \dots Eq1$$

Where

$$R_{dc} = \frac{\rho_{TSV} h_{TSV}}{\pi (r_{TSV})^2} [ohms] \quad \dots Eq2$$

$$R_{ac} = \frac{\rho_{TSV} h_{TSV}}{2\pi r_{TSV} \delta_{sd} - \pi \delta_{sd}^2} [ohms] \quad \dots Eq3$$

$$\delta_{sd} = \frac{1}{\sqrt{\pi f \mu_{TSV} \sigma_{TSV}}} [m] \quad \dots Eq4$$

$$L_{TSV} = \left[\frac{1}{2} \frac{\mu_{TSV} h_{TSV}}{2\pi} \left[\ln \frac{\rho_{TSV}}{r_{TSV}} \right] \right] [H] \quad \dots Eq5$$

$$G_{si} = \frac{\pi \sigma_{si} h_{TSV}}{\cosh^{-1} \left[\frac{\rho_{TSV}}{d_{TSV}} \right]} [s] \quad \dots Eq6$$

$$C_{ox} = \frac{2\pi \epsilon_{ox} [h_{TSV}]}{\ln \left[\frac{r_{TSV} + tox + tdep}{r_{TSV} + tox} \right]} [F] \quad \dots Eq8$$

$$C_{dep} = \frac{2\pi \epsilon_{si} [h_{TSV}]}{\ln \left[\frac{r_{TSV} + tox + tdep}{r_{TSV} + tox} \right]} [F] \quad \dots Eq9$$

$$C_{si} = \frac{\pi \epsilon_{si} [h_{TSV}]}{\cosh^{-1} \left[\frac{\rho_{TSV}}{d_{TSV}} \right]} [F] \quad \dots Eq10$$

$$C_{ins} = \frac{C_{dep} C_{ox}}{C_{dep} + C_{ox}} [F] \quad \dots Eq11$$

Equations

► Pinhole Defected Coupled via (Rsht and Lsht)

- Rtsv, Ltsv, Gsi, Csi, Cox, Cdep equations are the same as Defect Free model
- Eq12, Eq13 are Reference Model Equations
- Eq14, Eq15 are Proposed Model Equations

$$Rsht = \frac{\rho_T tox}{Lp^2} [ohms] \quad \dots Eq12$$

$$Lsht = \frac{\mu_{TSV} t_{ox}}{2\pi} \left[\operatorname{arccosh} \left[\frac{tox}{\sqrt{Lp^2 + tox^2}} \right] - \sqrt{2tox^2 + Lp^2} + \frac{tox}{4} + \sqrt{tox^2 + Lp^2} \right] [H] \quad \dots Eq13$$

$$Rsht = \frac{\rho_T tox}{Lp [r_{TSV} + tox] \theta} [ohms] \quad \dots Eq14$$

$$Lsht = \frac{\mu_{TSV} t_{ox}}{2\pi} \left[\operatorname{arccosh} \left[\frac{S}{\sqrt{Lp^2 + S^2}} \right] - \sqrt{S^2 + tox^2 + Lp^2} + \frac{S}{4} + \sqrt{S^2 + Lp^2} \right] [H] \quad \dots Eq15$$

Equations

► Pinhole Defected Coupled Via (Cleak and Gleak)

- Rtsv, Ltsv, Cox, Cdep equations are the same as Defect Free model ,
Gsi, Csi will change due to the leakage capacitance and conductance.
- Eq18, Eq20 are Reference Model Equations
- Eq21, Eq22 are Proposed Model Equations

$$G_{si} = \frac{\pi\sigma_{si} [h_{TSV} - Lp]}{\cosh^{-1} \left[\frac{\rho_{TSV}}{d_{TSV}} \right]} [s] \quad \dots \text{Eq16}$$

$$C_{si} = \frac{\pi\epsilon_{si} [h_{TSV} - Lp]}{\cosh^{-1} \left[\frac{\rho_{TSV}}{d_{TSV}} \right]} [F] \quad \dots \text{Eq17}$$

$$C_{leak} = \frac{2\pi\epsilon_{ox}h_{TSV} - 2\pi\epsilon_{air}Jr_{TSV}}{\ln \left[\frac{r_{TSV}+tox}{r_{TSV}} \right]} [F] \quad \dots \text{Eq18}$$

$$J = \frac{\theta Lp}{2\pi r_{TSV}} \quad \dots \text{Eq19}$$

$$G_{leak} = \frac{2\pi\sigma_{ox}h_{TSV} - 4\pi^2\epsilon_{air}Jfr_{TSV}}{\ln \left[\frac{r_{TSV}+tox}{r_{TSV}} \right]} [S] \quad \dots \text{Eq20}$$

$$C_{short} = \frac{[2\pi - \theta]\epsilon_{ox}Lp + \theta\epsilon_{air}Lp}{\ln \left[\frac{r_{TSV}+tox}{r_{TSV}} \right]} [F] \quad \dots \text{Eq21}$$

$$G_{short} = \frac{[2\pi - \theta]\sigma_{ox}Lp + \theta\epsilon_{air}Lpf}{\ln \left[\frac{r_{TSV}+tox}{r_{TSV}} \right]} [S] \quad \dots \text{Eq22}$$

Objective




Fig. 5. Objective Flow Chart

TSV DESIGN SPECIFICATIONS

Table.1.a Parameters of the TSV model^{5}

Symbol	Meaning	Value	Units
pTSV	Pitch between two TSV's[=4rTSV]	10	μm
dTSV	Diameter of TSV	4.94	μm
rTSV	Radius of TSV	2.47	μm
hTSV	height of TSV	15	μm
tox	Thickness of oxide layer	0.13	μm
tdep	Thickness of Depletion layer	0.87	μm
l substrate	length of the Substrate	3.06	μm
σ si	Conductivity of Silicon Substrate	10	S/m
σ cu	Conductivity of copper	59000000	S/m
ρTSV	Resistivity of TSV	0.000000000168	Ω·m
εr,si	Relative Permittivity of Silicon	11.9	No Unit
εr,ox	Relative permittivity of oxide layer	4	No Unit
μr,TSV	Relative permeability of TSV	1	No Unit
δox	loss tangent of oxide layer	0	No Unit
δsi	loss tangent of Silicon	0	No Unit

TSV DESIGN SPECIFICATIONS

Fig. 1.b Parameters of the TSV model^{5}

Symbol	Meaning	Value	units
J	Leakage Factor	40%	No unit
θ	Angle of the Sector [Pinhole]	$\pi/2$	Radians
Lp	Length of the Sector [Pinhole]	4	μm
T	The temperature at which you want to find the resistivity	298	K
T0	Reference temperature	273	K
α	Temperature coefficient of resistivity	0.039	K^{-1}
Lp	Length of the sector [pinhole]	4	μm
ρ_0	Resistivity at the reference temperature	0.0000000168	$\Omega\cdot\text{m}$
ρ_T	Resistivity of the material at temperature	0.0000000332	$\Omega\cdot\text{m}$
θ	Angle of the Sector [pinhole]	$\pi/2$	Radians

Pinhole Defect 2 Cases

Case 01:




Fig.4.a Pinhole Filled with leaked Copper

- Occurs mainly during: Copper seed deposition and copper electroplating stages.

Case 02:




Fig.4.b Pinhole Filled with Air Trapped

- Occurs mainly during: Oxide liner deposition

Parasitic Parameters

Defect-Free TSV Model

Table. 2.a Parasitic Parameters values of Defect Free Model

Full form	Parasitic Parameter	Defect-Free
Through-Silicon Via Resistance	RTSV [Ω]	82.8m
Through-Silicon Via Inductance	LTSV [H]	2.09p
Insulation Capacitance	CIns [F]	11.55f
Oxide Capacitance	COX [F]	65.07f
Depletion Capacitance	CDep [F]	35.84f
Substrate Capacitance	CSub [F]	3.73f
Substrate Conductance	GSub [S]	354u

Parasitic Parameters

Pinhole Defected Coupled via Models

Table. 2.b Parasitic Parameters values of Pinhole Defected Coupled via Models

Symbol Meaning	Symbol	Defected TSV Pinhole [Proposed Model]	Defected TSV Pinhole [Reference Model]
Pinhole Defect Resistance	RSht [Ω]	0.133m	0.136m
Pinhole Defect Inductance	LSht [H]	2.05E-20	1.901E-20
Pinhole Defect Capacitance	CSht [F]	14.09f	64f
Pinhole Defect Conductance	GSht [S]	108u	214u

Performance analysis Arrangement Setup :

Table.3 Performance analysis setup for Pinhole Defected Coupled via Models

Symbol	Meaning	Value	units
Vin	Signal Voltage	0.8	V
CL	Load Capacitance	1f	F
DT	Driver Technology	22n	m

Performance Analysis

Noise

Crosstalk-Delay




Fig.9 Noise analysis of the proposed model and Reference models

Fig.10 Crosstalk delay analysis of the proposed model and Reference models

Performance Analysis

Leakage Current and Power




Fig.11 Leakage Current and Power analysis of the proposed model and Reference models

Propagational Delay




Fig.12 Propagation Delay analysis of the proposed models and Reference models

S Parameters

S_{11} Parameter




Fig. 13. Reflection coefficient comparison of the Proposed Model with the Reference Model

S_{21} Parameter




Fig. 14. Transmission coefficient comparison of the Proposed Model with the Reference Model

References

- {1} Kim, J., Pak, J. S., Cho, J., Song, E., Cho, J., Kim, H., ... & Kim, J. (2011). High-frequency scalable electrical model and analysis of a through silicon via (TSV). IEEE Transactions on Components, Packaging and Manufacturing Technology, 1(2), 181-195.
- {2} Chandrakar, M., Solanki, K., Majumder, M. K., & Sharma, R. Reliability Concerns in Through Silicon Via based 3D Integration: Fabrication to Packaging.
- {6} Kirtonia, P., Williams, S., Akter, S., Bayoumi, M., & Khalil, K. (2025). A Novel TSV Model With Fault Characterization for High-Frequency Transmission in 3D ICs. IEEE Transactions on Circuits and Systems I: Regular Papers.
- {7} Liu, C., Dong, G., Zhi, C., & Zhu, Z. (2025). Modelling and simulation of TSV considering void and leakage defects. Journal of Computational Electronics, 24(2), 61.
- {5} Arumí, D., Rodríguez-Montañés, R., & Figueras, J. (2015). Prebond testing of weak defects in TSVs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24(4), 1503-1514.